An Improved VCO Design with Negative Feedback to Reduce Jitter at High Frequencies
نویسندگان
چکیده
This paper presents an improved design of voltage controlled oscillator (VCO) utilizing the three differential cell CMOS inverters for forming the ring oscillator. The differential cell reduces the power supply fluctuations impact on the oscillator jitter while the negative feedback from frequency to voltage converter reduces the jitter at high frequencies. Finally the proposed model is designed using CMOS 0.18um foundry technology and simulated using P-Spice software. The result shows that the proposed design improves the jitter attenuation at different offset frequencies up to 40dB.
منابع مشابه
Low Jitter Phase-Locked Loop
For high speed application, jitter is a problem to communication system, as it reduces the performance of overall circuitry. As jitter is a type of corruption that cannot be eliminated, reducing jitter is one way to help to improve the system performance. In this paper, we introduce some ways to reduce the jitter in phase-locked loop. Introduction Phase-Locked Loop, PLL, is widely used among th...
متن کاملA new PLL design for clock management applications
In this paper we describe a novel Phase-Locked Loop (PLL) design for clock management applications. Such PLLs should operate over a wide range of frequencies, have tight constraints on jitter, power consumption and acquisition time, while being dynamically programmable by software means. In addition to the conventional fine tuning loop, the PLL has a coarse tuning loop to control the operating ...
متن کاملDesign and Simulation of an X Band LC VCO
In this paper, a systematic method for the circuit parameters design of a monolithic LC Voltage Controlled Oscillator (VCO) is reported. The method is based on the negative resistance generation technique. As a result, a VCO has been designed in 0.18um CMOS technology using a conventional VCO structure to obtain the optimum values for the phase noise and power consumption. The simulation result...
متن کاملLow Power Low Jitter 0.18 CMOS Ring VCO Design with Strategy based on EKV3.0 Model
In this paper, the design of micro-power CMOS ring VCO with minimum jitter intended for a concept of frequency synthesizer in biotelemetry systems is studied. A design procedure implemented in MATLAB is described for a circuit realization with TSMC 0.18μm CMOS technology. This conventional design methodology based on EKV3.0 model is clearly suited to the challenges of analog circuits design wit...
متن کاملISSCC 2004 / SESSION 9 / GBIT - TRANSCEIVERS / 9 . 7 9 . 7 A 20 GHz VCO with 5 GHz Tuning Range in 0 . 25 μ m SiGe
A low phase-noise wide tuning range VCO is a critical building block in high-performance serial interface circuits. A negativeresistance cell that has a small effective parasitic capacitance combined with high-quality LC tanks are crucial for high quality VCOs. There have been several efforts to reduce the parasitic capacitance of the basic Armstrong structure [1,2] to improve the VCO performan...
متن کامل